

Thermal Characteristics										
Parameter		Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient ^A	Steady-State	$R_{ extsf{ heta}JA}$	60	75	°C/W					
Maximum Junction-to-Case ^B	Steady-State	$R_{ ext{ heta}JC}$	0.7	1.3	°C/W					

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
STATIC F	PARAMETERS					
BV _{DSS(z)}	Drain-Source Breakdown Voltage	I _D =10mA, V _{GS} =0V	33			V
BV _{CLAMP}	Drain-Source Clamping Voltage	I _D =1A, V _{GS} =0V	36		44	V
I _{DSS(z)}	Zero Gate Voltage Drain Current	V _{DS} =16V, V _{GS} =0V			30	μA
BV _{GSS}	Gate-Source Voltage	V _{DS} =0V, Ι _D =250μΑ	20			V
I _{GSS}	Gate-Body leakage current	$V_{DS}=0V, V_{GS}=\pm 10V$			10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.5	2	3	V
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	250			А
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =30A	30A 4.1 5		5.3	
	Static Drain-Source On-Resistance	T _J =125℃		6.2		mΩ
g fs	Forward Transconductance	V _{DS} =5V, I _D =30A		95		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
ls	Maximum Body-Diode Continuous Curre			80	Α	
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance			4200	5500	pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz		765		pF
C _{rss}	Reverse Transfer Capacitance			340		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		13	30	Ω
SWITCHI	NG PARAMETERS					
Q _g (10V)	Total Gate Charge			69	89	nC
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =30A		34		nC
Q _{gs}	Gate Source Charge	$V_{GS} = 10V, V_{DS} = 10V, I_D = 30A$		12		nC
Q _{gd}	Gate Drain Charge			15		nC
t _{D(on)}	Turn-On DelayTime			25		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =15V, R_{L} =0.5 Ω ,		35		ns
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		150		ns
t _f	Turn-Off Fall Time]		62		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =30A, dI/dt=100A/μs		60	78	ns
Q _{rr}	Body Diode Reverse Recovery Charge I _F =30A, dl/dt=100A/µs			84		nC

A: The value of R $_{\theta JA}$ is measured with the device in a still air environment with T_A =25°C.

B. The power dissipation P_D is based on $T_{J(MAX)}=175$ °C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C.

D. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175$ °C.

G. The maximum current rating is limited by bond-wires.


H. E_{AR} and I_{AR} are based on a 100uH inductor with Tj(start) = 25C for each pulse.

Rev 2: Dec 2010


THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL PROTECTION CHARACTERISTICS

This device uses built-in Gate to Source and Gate to Drain zener protection. While the Gate-Source zener protects against excessive V_{GS} conditions, the Gate to Drain protection, clamps the VDS well below the device breakdown, preventing an avalanche condition within the MOSFET as a result of voltage over-shoot at the Drain electrode.

It is designed to breakdown well before the device breakdown. During such an event, current flows through the zener clamp, which is situated internally between the Gate to Drain. This current flows at BV_{DSS(Z)}, building up the V_{GS} internal to the device. When the current level through the zener reaches approximately 300mA, the V_{GS} is approximately equal to V_{GS(PLATEAU)}, allowing significant channel conduction and thus clamping the Drain to Source voltage. The V_{GS} needed to turn the device on is controlled with an internally lumped gate resistor R approximately equal to 10 Ω .

$$V_{GS(PLATEAU)} = 10\Omega \times 300 \text{mA} = 3 \text{V}$$

It can also be said that the VDS during clamping is equal to:

$$BV_{DSS} = BV_{CLAMP} + V_{GS(PLATEAU)}$$

Additional power loss associated with the protection circuitry can be considered negligible when compare to the conduction losses of the MOSFET itself;

EX:

PL=30µAmax x 16V=0.48mW	(Zener leakage loss)			
PL(rds)=102A x 6mΩ=300mW	(MOSFET loss)			






Fig 16: Unclamped Inductive Switching

Fig16: The built-in Gate to Drain clamp prevents the device from going into Avalanche by setting the clamp voltage well below the actual breakdown of the device. When the Drain to Gate voltage approaches the BV clamp, the internal Gate to Source voltage is charged up and channel conduction occurs, sinking the current safely through the device. The BV_{CLAMP} is virtually temperature independent, providing even greater protection during normal operation.


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

